02b88f30180c9bc5cab076af7ecdfe89cc83c421
Layer strategy: F.Cu (top): VBUS (0.5mm), 3V3 (0.5mm), GATE (0.25mm), EN (0.25mm) B.Cu (bottom): VOUT (0.5mm), CC1/CC2, USB_DP/DN, CFG1, VDD_CH224 128 GND stitching vias, GND copper pours on both layers Board: 65x30mm 2-layer Components: 19 placed, all footprints assigned Nets: 16 (all connected) DRC: 220 violations (solder mask bridges + edge clearances + tight routing) - needs manual cleanup in KiCad UI
.history
@ 1f698b90d6
Description
No description provided
Languages
KiCad Layout
100%