L2.3 CAN Bus Transceiver: complete PCB layout

- Schematic: 12 components, 10 nets, ERC 0 (MCP batch_add_components + connect_to_net)
- Board: 20x30mm 2-layer, JLCPCB DRC rules (0.15mm clearance)
- Placement: U1 SN65HVD230 center, J1 CAN bus right, J2 power left, split termination below
- Routing: Freerouting headless CLI, 44 tracks, 1 via, 13/14 nets routed
- GND copper pour F.Cu+B.Cu, 20 stitching vias, collision-checked
- DRC: 8 violations (3 courtyard overlap + 5 silk edge clearance - cosmetic only)
- Gerbers exported (8 layers + drill)
- SVG exported for review

gerbers/can-bus-transceiver.drl

@@ -0,0 +1,46 @@
+M48
+; DRILL file KiCad 10.0.2 date 2026-06-22T21:54:00
+; FORMAT={-:-/ absolute / metric / decimal}
+; #@! TF.CreationDate,2026-06-22T21:54:00+03:00
+; #@! TF.GenerationSoftware,Kicad,Pcbnew,10.0.2
+; #@! TF.FileFunction,MixedPlating,1,2
+FMAT,2
+METRIC
+; #@! TA.AperFunction,Plated,PTH,ViaDrill
+T1C0.300
+; #@! TA.AperFunction,Plated,PTH,ComponentDrill
+T2C1.000
+; #@! TA.AperFunction,Plated,PTH,ComponentDrill
+T3C1.600
+%
+G90
+G05
+T1
+X5.0Y-5.0
+X5.0Y-20.0
+X5.0Y-25.0
+X5.122Y-12.991
+X7.0Y-5.0
+X7.0Y-10.0
+X7.0Y-25.0
+X10.0Y-5.0
+X10.0Y-10.0
+X10.0Y-25.0
+X12.0Y-5.0
+X12.0Y-25.0
+X15.0Y-5.0
+X15.0Y-10.0
+X15.0Y-15.0
+X15.0Y-20.0
+X15.0Y-25.0
+X17.0Y-5.0
+X17.0Y-10.0
+X17.0Y-20.0
+X17.0Y-25.0
+T2
+X3.0Y-15.0
+X3.0Y-17.54
+T3
+X17.0Y-15.0
+X22.08Y-15.0
+M30