nearxos/can-bus-transceiver
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

L2.3 CAN Bus Transceiver: complete PCB layout

Browse Source 
- Schematic: 12 components, 10 nets, ERC 0 (MCP batch_add_components + connect_to_net)
- Board: 20x30mm 2-layer, JLCPCB DRC rules (0.15mm clearance)
- Placement: U1 SN65HVD230 center, J1 CAN bus right, J2 power left, split termination below
- Routing: Freerouting headless CLI, 44 tracks, 1 via, 13/14 nets routed
- GND copper pour F.Cu+B.Cu, 20 stitching vias, collision-checked
- DRC: 8 violations (3 courtyard overlap + 5 silk edge clearance - cosmetic only)
- Gerbers exported (8 layers + drill)
- SVG exported for review
This commit is contained in:
nearxos
2026-06-22 21:54:07 +03:00
commit 43648b1ffe
39 changed files with 25310 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

211
can-bus-transceiver.ses Normal file
View File

@@ -0,0 +1,211 @@
(session "can-bus-transceiver"
(base_design "can-bus-transceiver")
(placement
(resolution um 10)
(component "TerminalBlock_CUI:TerminalBlock_CUI_TB007-508-02_1x02_P5.08mm_Horizontal"
(place J1 170000 -150000 front 0)
)
(component "Resistor_SMD:R_0603_1608Metric"
(place R1 60000 -90000 front 0)
(place R2 60000 -210000 front 0)
(place R5 130000 -210000 front 0)
(place R3 50000 -120000 front 0)
(place R4 130000 -90000 front 0)
)
(component "Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical"
(place J2 30000 -150000 front 0)
)
(component "Capacitor_SMD:C_0603_1608Metric"
(place C1 100000 -260000 front 0)
)
(component "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
(place U1 100000 -150000 front 0)
)
)
(was_is
)
(routes
(resolution um 10)
(parser
(host_cad "KiCad's Pcbnew")
(host_version "10.0.2")
)
(library_out
(padstack "Via[0-1]_600:300_um"
(shape
(circle F.Cu 6000 0 0)
)
(shape
(circle B.Cu 6000 0 0)
)
(attach off)
)
(padstack "Via[0-1]_600:300_um"
(shape
(circle F.Cu 6000 0 0)
)
(shape
(circle B.Cu 6000 0 0)
)
(attach off)
)
)
(network_out
(net CANL
(wire
(path F.Cu 2000
51750 -90000
51225 -90525
51225 -129909
)
)
(wire
(path B.Cu 2000
170000 -150000
149909 -129909
51225 -129909
)
)
(via "Via[0-1]_600:300_um" 51225 -129909
)
(wire
(path F.Cu 2000
124750 -156350
163650 -156350
170000 -150000
)
)
)
(net "TERM_L"
(wire
(path F.Cu 2000
92253 -94017
88236 -90000
68250 -90000
)
)
(wire
(path F.Cu 2000
51750 -210000
92253 -169497
92253 -94017
)
)
(wire
(path F.Cu 2000
92253 -94017
104377 -81893
130143 -81893
138250 -90000
)
)
)
(net "3V3"
(wire
(path F.Cu 2000
47509 -144008
41750 -138250
41750 -120000
)
)
(wire
(path F.Cu 2000
75250 -156350
59850 -156350
47509 -144008
)
)
(wire
(path F.Cu 2000
41517 -150000
47509 -144008
)
)
(wire
(path F.Cu 2000
30000 -150000
41517 -150000
)
)
)
(net GND
(wire
(path F.Cu 2000
37783 -175400
50483 -162700
85047 -162700
88236 -159511
88236 -152182
79704 -143650
75250 -143650
)
)
(wire
(path F.Cu 2000
107750 -260000
99483 -268267
87886 -268267
37783 -218164
37783 -175400
)
)
(wire
(path F.Cu 2000
37783 -175400
30000 -175400
)
)
(wire
(path F.Cu 2000
138250 -210000
107750 -240500
107750 -260000
)
)
)
(net "TERM_H"
(wire
(path F.Cu 2000
84116 -210000
96270 -197846
96270 -115480
121750 -90000
)
)
(wire
(path F.Cu 2000
92250 -260000
92250 -218134
84116 -210000
)
)
(wire
(path F.Cu 2000
84116 -210000
68250 -210000
)
)
)
(net Rs
(wire
(path F.Cu 2000
121750 -210000
111810 -200060
111810 -140136
120996 -130950
124750 -130950
)
)
)
(net D
(wire
(path F.Cu 2000
75250 -130950
69200 -130950
58250 -120000
)
)
)
)
)
)