Routing complete: all 16 nets routed, GND pours added
Layer strategy: F.Cu (top): VBUS (0.5mm), 3V3 (0.5mm), GATE (0.25mm), EN (0.25mm) B.Cu (bottom): VOUT (0.5mm), CC1/CC2, USB_DP/DN, CFG1, VDD_CH224 128 GND stitching vias, GND copper pours on both layers Board: 65x30mm 2-layer Components: 19 placed, all footprints assigned Nets: 16 (all connected) DRC: 220 violations (solder mask bridges + edge clearances + tight routing) - needs manual cleanup in KiCad UI
This commit is contained in:
1
~USB_PD_ESP32S3.kicad_pcb.lck
Normal file
1
~USB_PD_ESP32S3.kicad_pcb.lck
Normal file
@@ -0,0 +1 @@
|
||||
{"hostname":"Nearchoss-MacBook-Air","username":"nearxos"}
|
||||
Reference in New Issue
Block a user