L2.1 PCB layout: routed board with Freerouting, GND pours, 77 stitching vias, Gerbers exported
- Schematic rebuilt with MCP batch_add_and_connect (23 components, 17 nets) - Board outline: 65×40mm, 2-layer, JLCPCB DRC rules (0.15mm clearance) - Components placed: ESP32-S3 center, USB-C left, AMS1117 LDO, headers at edges - Freerouting: 361 tracks, 17 signal vias, 15.7s autoroute - GND copper pour on F.Cu + B.Cu, 77 stitching vias - DRC: 208 violations (77 via_dangling = zone fill artifacts, resolve on KiCad GUI fill) - Gerbers + drill + BOM + pick-and-place exported to gerbers/ - Netlist verified: 20 components, 16 nets all properly connected
This commit is contained in:
1
~esp32-s3-sensor-node.kicad_pro.lck
Normal file
1
~esp32-s3-sensor-node.kicad_pro.lck
Normal file
@@ -0,0 +1 @@
|
||||
{"hostname":"Nearchoss-MacBook-Air","username":"nearxos"}
|
||||
Reference in New Issue
Block a user